



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Yeo, *et al.* Attorney Docket: TSM03-0421
Filed: June 27, 2003 Examiner: TBD
Serial No.: 10/608,287 Art Unit: 2812
For: Structure and Method for Forming the Gate Electrode in a Multiple-Gate Transistor

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Applicant wishes to bring to the attention of the Patent and Trademark Office the information noted on the enclosed form PTO-1449 that may be considered material to the examination of the above-identified application.

No fee is due at this time, as this Information Disclosure Statement is being filed pursuant to 37 C.F.R. § 1.97(b)(3), before the mailing of a first Office action on the merits.

Respectfully submitted,

Ira S. Matsil
Attorney for Applicant
Reg. No. 35,272

Slater & Matsil, L.L.P.
17950 Preston Rd., Suite 1000
Dallas, TX 75252
(972) 732-1001 (phone)
(972) 732-9218 (fax)



OCT 02 2003

Under the Paperwork Reduction Act of 1995, no persons are required to respond to collection of information unless it displays a valid OMB control number.

PTO/SB/08A (02-03)

Approved for use through 4/30/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

(use as many sheets as necessary)

Sheet 1 of 2

<p>Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information if it does not display a valid OMB control number.</p> <p>Substitute for form 1449/PTO</p> <p>INFORMATION DISCLOSURE STATEMENT BY APPLICANT <i>(use as many sheets as necessary)</i></p>				<p>Compl te if Known</p> <table border="1"> <tr> <td>Application Number</td> <td>10/608,287</td> </tr> <tr> <td>Filing Date</td> <td>June 27, 2003</td> </tr> <tr> <td>First Named Inventor</td> <td>Yeo, et al.</td> </tr> <tr> <td>Art Unit</td> <td>2812</td> </tr> <tr> <td>Examiner Name</td> <td>TBD</td> </tr> <tr> <td>Attorney Docket Number</td> <td>TSM03-0421</td> </tr> </table>		Application Number	10/608,287	Filing Date	June 27, 2003	First Named Inventor	Yeo, et al.	Art Unit	2812	Examiner Name	TBD	Attorney Docket Number	TSM03-0421
Application Number	10/608,287																
Filing Date	June 27, 2003																
First Named Inventor	Yeo, et al.																
Art Unit	2812																
Examiner Name	TBD																
Attorney Docket Number	TSM03-0421																
Sheet	1	of	2														

U.S. PATENT DOCUMENTS


FOREIGN PATENT DOCUMENTS

Examiner Signature		Date Considered	
-----------------------	--	--------------------	--

***EXAMINER:** Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you are required to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS.
SEND TO: Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Substitute for form 1449B/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(use as many sheets as necessary)

Sheet

2

of

2

Compl te if Known

Application Number	10/608,287
Filing Date	June 27, 2003
First Named Inventor	Yeo, et al.
Group Art Unit	2812
Examiner Name	TBD

Attorney Docket Number

TSM03-0421

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
	J	HUANG, X., et al. "Sub-50 nm P-Channel FinFET," IEEE Transactions on Electron Devices, Vol. 48, No. 5 (May 2001) pp. 880-886.	
	K	YANG, F.-L., et al. "35nm CMOS FinFETs," 2002 Symposium on VLSI Technology Digest of Technical Papers, (June 2002) pp. 109-110.	
	J	WONG, H.-S.P. "Beyond the Conventional Transistor," IBM Journal of Research and Development, Vol. 46, No. 2/3 (March/May 2002) pp. 133-167.	
	L	CHAU, R., et al. "Advanced Depleted-Substrate Transistors: Single-gate, Double-Gate and Tri-Gate," Extended Abstracts of the 2002 International Conference on Solid State Devices and Materials, (2002) pp. 68-69.	
	M	YANG, F.-L., et al. "25nm CMOS Omega FETs," International Electron Devices Meeting, Digest of Technical Papers, (December 2002) pp. 255-258.	
	N	COLINGE, J.P., et al. "Silicon-On-Insulator 'Gate -All-Around Device," International Electron Devices Meeting, (1990) pp. 595-598.	
	O	LEOBANDUNG, E., et al., "Wire-Channel and Wrap-Around-Gate Metal-Oxide-Semiconductor Field-Effect Transistors with a Significant Reduction of Short Channel Effects," Journal of Vacuum Science and Technology, Vol. B 15, No. 6, (November/December 1997) pp. 2791-2794.	

Examiner Signature	Date Considered
--------------------	-----------------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 120 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450.